1
0
mirror of synced 2026-01-28 21:11:14 +00:00
Files
YosysHQ.yosys/kernel
Jannis Harder 7203ba7bc1 Add bitwise $bweqx and $bwmux cells
The new bitwise case equality (`$bweqx`) and bitwise mux (`$bwmux`)
cells enable compact encoding and decoding of 3-valued logic signals
using multiple 2-valued signals.
2022-11-30 18:24:35 +01:00
..
2022-11-30 18:24:35 +01:00
2022-01-28 23:34:41 +01:00
2022-05-27 12:37:03 +02:00
2022-11-25 16:18:02 +01:00
2021-10-08 15:44:07 +02:00
2022-05-13 00:37:14 +02:00
2022-01-28 23:34:41 +01:00
2022-11-15 12:55:22 +01:00
2022-11-30 18:24:35 +01:00
2022-11-30 18:24:35 +01:00
2022-11-30 18:24:35 +01:00
2022-11-25 16:18:02 +01:00