github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-01-19 01:37:25 +00:00
Code Issues Releases Wiki Activity
YosysHQ.yosys/backends
History
whitequark b9721bedf0 cxxrtl: speed up bit repeats (sign extends, etc). 
On Minerva SoC SRAM, depending on the compiler, this change improves
overall time by 4-7%.
2020-12-21 02:20:34 +00:00
..
aiger
use the new isPublic() in a few places
2020-09-14 12:43:18 +02:00
blif
backends/blif: Remove unused vector of strings (#2420)
2020-11-16 09:31:48 +01:00
btor
btor: Use Mem helper.
2020-10-21 17:51:20 +02:00
cxxrtl
cxxrtl: speed up bit repeats (sign extends, etc).
2020-12-21 02:20:34 +00:00
edif
use the new isPublic() in a few places
2020-09-14 12:43:18 +02:00
firrtl
Formatting fixes
2020-11-23 10:55:09 +01:00
intersynth
Replace "ILANG" with "RTLIL" everywhere.
2020-08-26 17:29:32 +00:00
json
Use C++11 final/override keywords.
2020-06-18 23:34:52 +00:00
protobuf
Use C++11 final/override keywords.
2020-06-18 23:34:52 +00:00
rtlil
Replace "ILANG" with "RTLIL" everywhere.
2020-08-26 17:29:32 +00:00
simplec
Use C++11 final/override keywords.
2020-06-18 23:34:52 +00:00
smt2
smt2: Use Mem helper.
2020-10-21 17:51:20 +02:00
smv
Add missing gitignores for test artifacts
2020-08-31 19:43:51 +02:00
spice
Use C++11 final/override keywords.
2020-06-18 23:34:52 +00:00
table
Use C++11 final/override keywords.
2020-06-18 23:34:52 +00:00
verilog
Add verilog backend option for simple_lhs
2020-11-25 18:21:41 +01:00