github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-01-22 18:51:50 +00:00
Code Issues Releases Wiki Activity
YosysHQ.yosys/tests/fmt
History
Emil J. Tywoniak bc24947a84 tests: replace CC and gcc with CXX and g++
2025-09-11 16:50:23 +02:00
..
fuzz
fmt: merge fuzzers since we don't rely on BigInteger logic
2023-08-11 04:46:52 +02:00
.gitignore
Add a general tests/.gitignore and remove redundant entries in subdirectory .gitignore files.
2025-07-22 10:38:38 +00:00
always_comb_tb.cc
cxxrtl: include iostream when prints are used
2023-08-17 07:08:22 +02:00
always_comb_tb.v
cxxrtl: store comb $print cell last EN/ARGS in module
2023-08-11 04:46:52 +02:00
always_comb.v
cxxrtl: WIP: adjust comb display cells to only fire on change
2023-08-11 04:46:52 +02:00
always_display.v
fmt: add tests for Verilog round trip of format expressions.
2023-08-11 04:46:52 +02:00
always_full_tb.cc
cxxrtl: always lazily format print messages.
2024-01-19 18:55:23 +00:00
always_full_tb.v
verilog_backend: emit sync $print cells with same triggers together
2023-08-11 04:46:52 +02:00
always_full.v
verilog_backend: emit sync $print cells with same triggers together
2023-08-11 04:46:52 +02:00
display_lm_tb.cc
cxxrtl: include iostream when prints are used
2023-08-17 07:08:22 +02:00
display_lm.v
fmt: rudimentary %m support (= %l)
2023-08-11 04:46:52 +02:00
initial_display.v
fmt: format %t consistently at initial
2023-08-11 04:46:52 +02:00
roundtrip_tb.v
fmt: add tests for Verilog round trip of format expressions.
2023-08-11 04:46:52 +02:00
roundtrip.v
fmt: add tests for Verilog round trip of format expressions.
2023-08-11 04:46:52 +02:00
run-test.sh
tests: replace CC and gcc with CXX and g++
2025-09-11 16:50:23 +02:00