github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-05-01 06:00:26 +00:00
Code Issues Releases Wiki Activity
Files
6253d4ec9e782d0d36ec429fa6ac84d500edbda5
YosysHQ.yosys/techlibs/intel_alm/common
History
Olivier Galibert 6253d4ec9e CycloneV: Add (passthrough) support for cyclonev_hps_interface_mpu_general_purpose
2021-10-17 10:39:13 +02:00
..
abc9_map.v
intel_alm: add $__ prefix to MISTRAL_FF_SYNCONLY
2020-07-04 19:45:10 +02:00
abc9_model.v
intel_alm: compose $__MISTRAL_FF_SYNCONLY from MISTRAL_FF
2020-07-04 19:45:10 +02:00
abc9_unmap.v
intel_alm: add $__ prefix to MISTRAL_FF_SYNCONLY
2020-07-04 19:45:10 +02:00
alm_map.v
Add force_downto and force_upto wire attributes.
2020-05-19 01:42:40 +02:00
alm_sim.v
intel_alm: Fix illegal carry chains
2021-05-15 22:37:06 +01:00
arith_alm_map.v
intel_alm: Fix illegal carry chains
2021-05-15 22:37:06 +01:00
bram_m10k.txt
intel_alm: direct M10K instantiation
2020-07-27 15:39:06 +02:00
bram_m20k_map.v
Fix files with CRLF line endings
2021-06-09 12:16:33 +02:00
bram_m20k.txt
synth_intel_alm: alternative synthesis for Intel FPGAs
2020-04-15 11:40:41 +02:00
dff_map.v
synth_intel_alm: Use dfflegalize.
2020-07-04 22:56:16 +02:00
dff_sim.v
intel_alm: Add global buffer insertion
2021-05-15 22:37:06 +01:00
dsp_map.v
intel_alm: Add multiply signedness to cells
2020-08-26 22:50:16 +02:00
dsp_sim.v
intel_alm: Add multiply signedness to cells
2020-08-26 22:50:16 +02:00
lutram_mlab.txt
intel_alm: direct LUTRAM cell instantiation
2020-05-07 21:03:13 +02:00
megafunction_bb.v
CycloneV: Add (passthrough) support for cyclonev_hps_interface_mpu_general_purpose
2021-10-17 10:39:13 +02:00
mem_sim.v
intel_alm: Add global buffer insertion
2021-05-15 22:37:06 +01:00
misc_sim.v
intel_alm: Add global buffer insertion
2021-05-15 22:37:06 +01:00
quartus_rename.v
intel_alm: Add global buffer insertion
2021-05-15 22:37:06 +01:00