1
0
mirror of synced 2026-01-18 09:22:13 +00:00
NotAFile 349c0ff0a7 Add some more reserve calls to RTLIL::Const
This results in a slight ~0.22% total speedup synthesizing vexriscv
2022-03-25 18:38:00 +00:00
..
2022-01-28 23:34:41 +01:00
2022-01-28 23:34:41 +01:00
2022-01-28 23:34:41 +01:00
2022-01-28 23:34:41 +01:00
2021-12-14 21:38:58 +01:00
2021-10-27 14:14:01 +02:00
2021-10-08 15:44:07 +02:00
2022-03-18 14:47:35 +01:00
2022-01-28 23:34:41 +01:00
2022-01-28 23:34:41 +01:00
2022-01-28 23:34:41 +01:00