8 lines
89 B
Verilog
8 lines
89 B
Verilog
module test(in, out);
|
|
input in;
|
|
output out;
|
|
parameter p = 10;
|
|
|
|
assign out = p;
|
|
endmodule
|