6 lines
77 B
Verilog
6 lines
77 B
Verilog
module test(input [3:0] in, output [3:0] out);
|
|
|
|
assign out = -in;
|
|
|
|
endmodule
|