5 lines
100 B
Verilog
5 lines
100 B
Verilog
module test(input in, input clk, output reg out);
|
|
always @(negedge clk)
|
|
out <= in;
|
|
endmodule
|