8 lines
151 B
Verilog
8 lines
151 B
Verilog
module TECH_AND18(input [17:0] in, output out);
|
|
assign out = ∈
|
|
endmodule
|
|
|
|
module TECH_AND4(input [3:0] in, output out);
|
|
assign out = ∈
|
|
endmodule
|