1
0
mirror of synced 2026-02-17 13:26:56 +00:00
Files
YosysHQ.yosys/tests/hana/test_simulation_techmap_and_5_tech.v
Clifford Wolf 7764d0ba1d initial import
2013-01-05 11:13:26 +01:00

4 lines
74 B
Verilog

module TECH_AND5(input [4:0] in, output out);
assign out = ∈
endmodule