4 lines
73 B
Verilog
4 lines
73 B
Verilog
module TECH_OR5(input [4:0] in, output out);
|
|
assign out = |in;
|
|
endmodule
|
module TECH_OR5(input [4:0] in, output out);
|
|
assign out = |in;
|
|
endmodule
|