4 lines
84 B
Verilog
4 lines
84 B
Verilog
module TECH_XOR2(input [1:0] in, output out);
|
|
assign out = in[0] ^ in[1];
|
|
endmodule
|