1
0
mirror of synced 2026-01-13 15:37:16 +00:00
2022-05-18 17:32:56 +02:00

20 lines
296 B
Plaintext

ram block $__EFINIX_5K_ {
abits 12;
widths 1 2 5 10 20 per_port;
cost 32;
init no_undef;
port sr "R" {
clock anyedge;
rden;
}
port sw "W" {
clock anyedge;
option "WRITE_MODE" "READ_FIRST" {
wrtrans "R" old;
}
option "WRITE_MODE" "WRITE_FIRST" {
wrtrans "R" new;
}
}
}