github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-01-31 06:02:11 +00:00
Code Issues Releases Wiki Activity
Files
656ee70f8eae4be7f7a8944a6b7bb793f0db1c67
YosysHQ.yosys/techlibs/intel
History
Dan Ravensloft 034b9ec716 intel: move Cyclone V support to intel_alm
2020-08-20 18:25:05 +02:00
..
arria10gx
Add force_downto and force_upto wire attributes.
2020-05-19 01:42:40 +02:00
common
intel: Use dfflegalize.
2020-07-13 19:21:05 +02:00
cyclone10lp
intel: Use dfflegalize.
2020-07-13 19:21:05 +02:00
cycloneiv
intel: Use dfflegalize.
2020-07-13 19:21:05 +02:00
cycloneive
intel: Use dfflegalize.
2020-07-13 19:21:05 +02:00
max10
intel: Use dfflegalize.
2020-07-13 19:21:05 +02:00
Makefile.inc
intel: move Cyclone V support to intel_alm
2020-08-20 18:25:05 +02:00
synth_intel.cc
intel: move Cyclone V support to intel_alm
2020-08-20 18:25:05 +02:00