github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-16 13:02:42 +00:00
Code Issues Releases Wiki Activity
Files
661fa5ff92f19675cfd87754a99d0c5c42c9df13
YosysHQ.yosys/passes
History
Jannis Harder 661fa5ff92 simplemap: Map $xnor to $_XNOR_ cells 
The previous mapping to `$_XOR_` and `$_NOT_` predates the addition of
the `$_XNOR_` cell.
2022-11-29 19:06:45 +01:00
..
cmds
Rst docs conversion (#3496)
2022-11-15 12:55:22 +01:00
equiv
Add "check -assert" to equiv_opt
2022-10-07 16:04:51 +02:00
fsm
mention prerequisites in fsm_detect and fsm help
2022-11-21 16:07:23 +01:00
hierarchy
Support importing verilog configurations using Verific
2022-11-25 13:02:11 +01:00
memory
Fitting help messages to 80 character width
2022-08-24 10:40:57 +12:00
opt
Consistent $mux undef handling
2022-10-24 12:03:01 +02:00
pmgen
Fitting help messages to 80 character width
2022-08-24 10:40:57 +12:00
proc
proc_rom: Add special handling of const-0 address bits.
2022-05-18 17:32:30 +02:00
sat
sat: Add -set-def-formal option to force defined $any* outputs
2022-11-28 14:50:52 +01:00
techmap
simplemap: Map $xnor to $_XNOR_ cells
2022-11-29 19:06:45 +01:00
tests
Add $bmux and $demux cells.
2022-01-28 23:34:41 +01:00