This website requires JavaScript.
Explore
Help
Register
Sign In
github.com
/
YosysHQ.yosys
Watch
1
Star
0
Fork
0
You've already forked YosysHQ.yosys
mirror of
synced
2026-02-04 07:52:58 +00:00
Code
Issues
Releases
Wiki
Activity
Files
675a44b41a2df2c02ceccda2434bc3efac3e5e2f
YosysHQ.yosys
/
frontends
/
ast
History
Clifford Wolf
4372cf690d
Add (* gclk *) attribute support
...
Signed-off-by: Clifford Wolf <
clifford@clifford.at
>
2018-06-01 13:25:42 +02:00
..
ast.cc
Replace -ignore_redef with -[no]overwrite
2018-05-03 15:25:59 +02:00
ast.h
Replace -ignore_redef with -[no]overwrite
2018-05-03 15:25:59 +02:00
dpicall.cc
Fixed trailing whitespaces
2015-07-02 11:14:30 +02:00
genrtlil.cc
Add (* gclk *) attribute support
2018-06-01 13:25:42 +02:00
Makefile.inc
Added Verilog/AST support for DPI functions (dpi_call() still unimplemented)
2014-08-21 12:43:51 +02:00
simplify.cc
Add $allconst and $allseq cell types
2018-02-23 13:14:47 +01:00