1
0
mirror of synced 2026-02-10 18:39:50 +00:00
Files
YosysHQ.yosys/techlibs/ecp5/abc9_unmap.v
2019-12-31 18:29:29 -08:00

6 lines
145 B
Verilog

// ---------------------------------------
module \$__ABC9_DPR16X4_COMB (input [3:0] $DO, RAD, output [3:0] DO);
assign DO = $DO;
endmodule