1
0
mirror of synced 2026-01-30 21:51:59 +00:00
Files
YosysHQ.yosys/kernel
Xiretza edd8ff2c07 Add flooring division operator
The $div and $mod cells use truncating division semantics (rounding
towards 0), as defined by e.g. Verilog. Another rounding mode, flooring
(rounding towards negative infinity), can be used in e.g. VHDL. The
new $divfloor cell provides this flooring division.

This commit also fixes the handling of $div in opt_expr, which was
previously optimized as if it was $divfloor.
2020-05-28 22:59:04 +02:00
..
2015-09-01 12:40:36 +02:00
2020-05-28 22:59:04 +02:00
2015-07-02 11:14:30 +02:00
2020-05-28 22:59:04 +02:00
2020-05-28 22:59:04 +02:00
2020-04-30 18:56:25 +00:00
2020-04-30 18:56:25 +00:00
2020-05-28 22:59:04 +02:00
2020-05-28 22:59:04 +02:00
2020-05-28 22:59:04 +02:00
2015-07-02 11:14:30 +02:00
2020-04-30 18:56:25 +00:00
2020-05-08 10:13:39 +02:00