github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-05-02 14:31:37 +00:00
Code Issues Releases Wiki Activity
Files
6a809a1bb15327dfa0134b872455d47b0ebef73c
YosysHQ.yosys/backends/verilog
History
Clifford Wolf 12440fcc8f Add $lut support to Verilog back-end 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
2018-09-06 00:18:01 +02:00
..
Makefile.inc
initial import
2013-01-05 11:13:26 +01:00
verilog_backend.cc
Add $lut support to Verilog back-end
2018-09-06 00:18:01 +02:00