This website requires JavaScript.
Explore
Help
Register
Sign In
github.com
/
YosysHQ.yosys
Watch
1
Star
0
Fork
0
You've already forked YosysHQ.yosys
mirror of
synced
2026-02-23 15:53:37 +00:00
Code
Issues
Releases
Wiki
Activity
Files
6ca7844ceca934064e8914c9dd0853eaaa495bad
YosysHQ.yosys
/
techlibs
/
gowin
History
Diego H
87883f6d88
Removing cells_sim.v from bram techmap pass
2020-02-06 14:38:29 -06:00
..
.gitignore
…
arith_map.v
…
brams_init3.vh
…
brams_init.py
…
brams_map.v
…
brams.txt
Harmonize BRAM/LUTRAM descriptions across all of Yosys.
2020-01-01 12:30:00 +00:00
cells_map.v
attempt to fix formatting
2019-11-25 14:50:34 +01:00
cells_sim.v
…
determine_init.cc
…
lutrams_map.v
Harmonize BRAM/LUTRAM descriptions across all of Yosys.
2020-01-01 12:30:00 +00:00
lutrams.txt
Harmonize BRAM/LUTRAM descriptions across all of Yosys.
2020-01-01 12:30:00 +00:00
Makefile.inc
Harmonize BRAM/LUTRAM descriptions across all of Yosys.
2020-01-01 12:30:00 +00:00
synth_gowin.cc
Removing cells_sim.v from bram techmap pass
2020-02-06 14:38:29 -06:00
