1
0
mirror of synced 2026-01-22 02:36:00 +00:00
Marcelina Kościelnicka 6d5d845788 kernel/mem: Recognize some deprecated memory port configs.
Transparency is meaningless for asynchronous ports, so we assume
transparent == false to simplify the code in this case.  Likewise,
enable is meaningless, and we assume it is const-1.  However,
turns out that nMigen emits the former, and Verilog frontend emits
the latter, so squash these issues when ingesting a $memrd cell.

Fixes #2811.
2021-06-01 03:18:02 +02:00
..
2015-09-01 12:40:36 +02:00
2020-08-18 19:36:24 +02:00
2015-07-02 11:14:30 +02:00
2020-05-28 22:59:04 +02:00
2020-06-18 23:34:52 +00:00
2021-05-24 22:02:15 +02:00
2020-06-18 23:34:52 +00:00
2020-06-18 23:34:52 +00:00
2020-08-18 19:36:24 +02:00
2015-07-02 11:14:30 +02:00
2020-11-06 14:17:15 +01:00
2021-03-22 19:16:25 +01:00