1
0
mirror of synced 2026-01-26 20:23:59 +00:00
Files
YosysHQ.yosys/tests
Dan Ravensloft 1a07b330f8 intel_alm: Add multiply signedness to cells
Quartus assumes unsigned multiplication by default, breaking signed
multiplies, so add an input signedness parameter to the MISTRAL_MUL*
cells to propagate to Quartus' <family>_mac cells.
2020-08-26 22:50:16 +02:00
..
2019-07-16 12:44:26 -07:00
2015-06-19 14:08:46 +02:00
2020-08-07 13:21:03 +02:00
2016-12-11 10:58:49 +01:00
2015-05-18 11:15:49 +02:00