1
0
mirror of synced 2026-01-27 12:43:21 +00:00
Files
YosysHQ.yosys/backends
whitequark 711df56ad0 write_cxxrtl: add support for $sr cell.
Also, fix the semantics of SET/CLR inputs of the $dffsr cell, and
fix the scheduling of async FF cells to consider ARST/SET/CLR->Q
as a forward combinatorial arc.
2020-04-09 04:08:36 +00:00
..
2020-04-02 07:14:08 -07:00
2020-04-02 07:14:08 -07:00