This website requires JavaScript.
Explore
Help
Register
Sign In
github.com
/
YosysHQ.yosys
Watch
1
Star
0
Fork
0
You've already forked YosysHQ.yosys
mirror of
synced
2026-02-08 09:31:27 +00:00
Code
Issues
Releases
Wiki
Activity
Files
7319951145e935d3a11f063ec73e829728b91efe
YosysHQ.yosys
/
techlibs
History
Clifford Wolf
7319951145
Added memory_bram "make_outreg" feature
2015-04-09 16:08:54 +02:00
..
cmos
Fixes in cmos_cells.v
2015-03-25 09:00:41 +01:00
common
make all vector-size related integer params in $mem sim model signed
2015-04-05 17:26:53 +02:00
ice40
Added very first version of "synth_ice40"
2015-03-05 20:37:55 +01:00
xilinx
Added memory_bram "make_outreg" feature
2015-04-09 16:08:54 +02:00
.gitignore
added .gitignore files
2013-01-05 11:19:11 +01:00