1
0
mirror of synced 2026-01-25 20:06:27 +00:00
Files
YosysHQ.yosys/techlibs
Marcelina Kościelnicka 871fc34ad4 xilinx: Add FDDRCPE and FDDRRSE blackbox cells.
These are necessary primitives for proper DDR support on Virtex 2 and
Spartan 3.
2020-12-17 03:25:07 +01:00
..
2020-07-14 23:12:16 +02:00
2020-07-17 14:03:21 +02:00
2020-06-18 23:34:52 +00:00
2020-08-07 13:21:03 +02:00
2020-08-07 13:21:03 +02:00
2020-11-18 10:03:57 +01:00
2020-12-02 17:08:39 +00:00
2013-01-05 11:19:11 +01:00