github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-01-13 07:29:32 +00:00
Code Issues Releases Wiki Activity
YosysHQ.yosys/techlibs
History
Marcelina Kościelnicka 082cbcb4c7 synth_intel: Remove incomplete Arria 10 GX support. 
The techmap rules for this target do not work in the first place (note
lack of >2-input LUT mappings), and if proper support is ever added,
it'd be better placed in the synth_intel_alm backend.
2020-08-21 01:46:06 +02:00
..
achronix
achronix: Use dfflegalize.
2020-07-14 23:12:16 +02:00
anlogic
anlogic: Fix FF mapping.
2020-07-17 14:03:21 +02:00
common
Merge pull request #2347 from YosysHQ/mwk/techmap-shift-fixes
2020-08-20 16:25:56 +02:00
coolrunner2
Use C++11 final/override keywords.
2020-06-18 23:34:52 +00:00
easic
Use C++11 final/override keywords.
2020-06-18 23:34:52 +00:00
ecp5
Replace opt_rmdff with opt_dff.
2020-08-07 13:21:03 +02:00
efinix
techmap: Add support for [] wildcards in techmap_celltype.
2020-08-02 22:46:48 +02:00
gowin
Replace opt_rmdff with opt_dff.
2020-08-07 13:21:03 +02:00
greenpak4
opt_expr: Remove -clkinv option, make it the default.
2020-07-31 00:08:15 +02:00
ice40
Replace opt_rmdff with opt_dff.
2020-08-07 13:21:03 +02:00
intel
synth_intel: Remove incomplete Arria 10 GX support.
2020-08-21 01:46:06 +02:00
intel_alm
intel: move Cyclone V support to intel_alm
2020-08-20 18:25:05 +02:00
sf2
sf2: Emit CLKINT even if -clkbuf not passed
2020-07-17 15:01:47 +02:00
xilinx
Replace opt_rmdff with opt_dff.
2020-08-07 13:21:03 +02:00
.gitignore
added .gitignore files
2013-01-05 11:19:11 +01:00