YosysHQ.yosys/backends/verilog at 77e2d39cd079ba98340f55f57e8a6462fb709442 - YosysHQ.yosys - Berget Git Service

github.com/YosysHQ.yosys

mirror of synced 2026-04-27 12:40:28 +00:00

Files

History

Clifford Wolf 27a872d1e7 Added support for "upto" wires to Verilog front- and back-end

2014-07-28 14:25:03 +02:00

..

Makefile.inc

initial import

2013-01-05 11:13:26 +01:00

verilog_backend.cc

Added support for "upto" wires to Verilog front- and back-end

2014-07-28 14:25:03 +02:00

verilog_backend.h

initial import

2013-01-05 11:13:26 +01:00