Claire Wolf 9e1afde7a0 Merge pull request #1851 from YosysHQ/claire/bitselwrite ...

Improved rewrite code for writing to bit slice

2020-04-21 18:46:52 +02:00

..

aiger

tests/aiger: Add missing .gitignore

2020-02-15 19:52:21 +01:00

arch

tests: remove write_ilang

2020-04-20 15:42:29 -07:00

asicworld

…

bram

…

errors

…

fsm

Speed up "make test" and related cleanups

2019-08-17 14:37:07 +02:00

hana

…

liberty

Liberty file parser now accepts superfluous ;

2019-03-27 15:16:19 +01:00

lut

Forgot to commit

2019-07-16 12:44:26 -07:00

memfile

Added 'set -e' into tests/memfile/run-test.sh

2020-02-06 10:45:40 -03:00

memories

memory_dff: Fix checking of feedback mux input when more than one mux

2019-07-02 13:35:50 +01:00

opt

opt_expr: Fix X and CO outputs for $alu identity-mapping rules.

2020-04-16 11:48:29 +02:00

opt_share

Support various binary operators in opt_share

2019-08-04 19:06:38 +02:00

proc

proc_clean: fix order of switch insertion.

2019-08-19 16:44:23 +00:00

realmath

…

rpc

rpc test: make frontend listen before launching yosys & introduce safeguard if yosys errors

2020-03-06 15:29:01 +01:00

sat

Merge pull request #1638 from YosysHQ/eddie/fix1631

2020-02-05 19:31:18 +01:00

select

tests: add select -unset tests

2020-04-16 10:51:58 -07:00

share

…

simple

Add dynamic slicing Verilog testcase

2020-03-31 11:51:31 -07:00

simple_abc9

Update simple_abc9 tests

2020-02-27 10:17:29 -08:00

smv

…

sva

Fix "verific -extnets" for more complex situations

2019-03-26 14:17:46 +01:00

svinterfaces

Fix typo in tests/svinterfaces/runone.sh

2019-05-03 14:40:51 +02:00

svtypes

support using previously declared types/localparams/params in package

2020-04-07 00:38:15 -04:00

techmap

tests: zinit for new types

2020-04-14 13:08:37 -07:00

tools

autotest.sh to define _AUTOTB when test_autotb

2019-06-28 14:56:22 -07:00

unit

…

various

Merge pull request #1851 from YosysHQ/claire/bitselwrite

2020-04-21 18:46:52 +02:00

vloghtb

…