github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-01-31 06:02:11 +00:00
Code Issues Releases Wiki Activity
Files
7afcb72c98620adaace7cc9622c4d577668f9426
YosysHQ.yosys/techlibs/intel_alm/common
History
Dan Ravensloft b004f09018 intel_alm: DSP inference
2020-07-05 05:39:20 +02:00
..
abc9_map.v
intel_alm: add $__ prefix to MISTRAL_FF_SYNCONLY
2020-07-04 19:45:10 +02:00
abc9_model.v
intel_alm: compose $__MISTRAL_FF_SYNCONLY from MISTRAL_FF
2020-07-04 19:45:10 +02:00
abc9_unmap.v
intel_alm: add $__ prefix to MISTRAL_FF_SYNCONLY
2020-07-04 19:45:10 +02:00
alm_map.v
Add force_downto and force_upto wire attributes.
2020-05-19 01:42:40 +02:00
alm_sim.v
intel_alm: Documentation improvements
2020-04-21 19:38:15 +02:00
arith_alm_map.v
Add force_downto and force_upto wire attributes.
2020-05-19 01:42:40 +02:00
bram_m10k_map.v
intel_alm: direct LUTRAM cell instantiation
2020-05-07 21:03:13 +02:00
bram_m10k.txt
synth_intel_alm: alternative synthesis for Intel FPGAs
2020-04-15 11:40:41 +02:00
bram_m20k_map.v
synth_intel_alm: alternative synthesis for Intel FPGAs
2020-04-15 11:40:41 +02:00
bram_m20k.txt
synth_intel_alm: alternative synthesis for Intel FPGAs
2020-04-15 11:40:41 +02:00
dff_map.v
synth_intel_alm: Use dfflegalize.
2020-07-04 22:56:16 +02:00
dff_sim.v
Improve MISTRAL_FF specify rules
2020-07-04 19:45:10 +02:00
dsp_map.v
intel_alm: DSP inference
2020-07-05 05:39:20 +02:00
dsp_sim.v
intel_alm: DSP inference
2020-07-05 05:39:20 +02:00
lutram_mlab.txt
intel_alm: direct LUTRAM cell instantiation
2020-05-07 21:03:13 +02:00
megafunction_bb.v
intel_alm: DSP inference
2020-07-05 05:39:20 +02:00
mem_sim.v
intel_alm: ABC9 sequential optimisations
2020-07-04 19:45:10 +02:00
quartus_rename.v
intel_alm: DSP inference
2020-07-05 05:39:20 +02:00