1
0
mirror of synced 2026-01-25 11:56:22 +00:00
Files
YosysHQ.yosys/tests/techmap/recursive.v
Eddie Hung fce8dc7db2 Add test
2019-08-20 20:05:16 -07:00

9 lines
75 B
Verilog

module top;
sub s0();
foo f0();
endmodule
module foo;
sub s0();
endmodule