1
0
mirror of synced 2026-01-25 20:06:27 +00:00
Files
YosysHQ.yosys/tests
Gary Wong 7b09dc31af tests: add cases covering full_case and parallel_case semantics
This is @KrystalDelusion's suggestion in PR #5141 to verify
sensible implementation of all 4 possible full_case/parallel_case
combinations.

(Also including two similar tests to check the Verilog frontend
applies the correct attributes when given SystemVerilog
priority/unique case and if statements.)
2025-05-29 20:45:57 -06:00
..
2025-01-27 13:19:26 +01:00
2023-08-12 11:59:39 +10:00
2023-08-12 11:59:39 +10:00
2025-04-08 11:58:05 +12:00
2023-08-12 11:59:39 +10:00
2023-08-12 11:59:39 +10:00
2025-05-09 12:40:38 +02:00
2023-08-12 11:59:39 +10:00
2023-08-12 11:59:39 +10:00
2025-04-30 08:06:59 -07:00
2024-11-05 12:36:31 +13:00
2025-04-15 12:34:46 +02:00
2023-08-12 11:59:39 +10:00
2025-05-12 13:18:19 +12:00
2025-04-08 11:58:05 +12:00
2024-11-05 12:36:31 +13:00
2023-08-12 11:59:39 +10:00
2024-02-16 11:43:28 +01:00