1
0
mirror of synced 2026-01-25 11:56:22 +00:00
Files
YosysHQ.yosys/passes/cmds
Jannis Harder d8cdc213a6 rename -witness: Bug fix and rename formal cells
Rename formal cells in addition to witness signals. This is required to
reliably track individual property states for the non-smtbmc flows.

Also removes a misplced `break` which resulted in only partial witness
renaming.
2024-03-04 16:53:03 +01:00
..
2022-01-28 23:34:41 +01:00
2023-01-11 09:54:19 +01:00
2023-01-11 09:54:19 +01:00
2022-11-15 12:55:22 +01:00
2023-01-18 00:31:29 +01:00
2024-02-16 07:44:09 -08:00
2021-08-11 13:34:10 +02:00
2022-12-09 18:28:17 +01:00