This website requires JavaScript.
Explore
Help
Register
Sign In
github.com
/
YosysHQ.yosys
Watch
1
Star
0
Fork
0
You've already forked YosysHQ.yosys
mirror of
synced
2026-02-16 13:02:42 +00:00
Code
Issues
Releases
Wiki
Activity
Files
7cdba8432cae3ebd076b13d3b2b17d40683ef97a
YosysHQ.yosys
/
passes
/
proc
History
Clifford Wolf
53655d173b
Added $global_clock verilog syntax support for creating $ff cells
2016-10-14 12:33:56 +02:00
..
Makefile.inc
…
proc_arst.cc
…
proc_clean.cc
…
proc_dff.cc
Added $global_clock verilog syntax support for creating $ff cells
2016-10-14 12:33:56 +02:00
proc_dlatch.cc
…
proc_init.cc
…
proc_mux.cc
…
proc_rmdead.cc
…
proc.cc
…
