This website requires JavaScript.
Explore
Help
Register
Sign In
github.com
/
YosysHQ.yosys
Watch
1
Star
0
Fork
0
You've already forked YosysHQ.yosys
mirror of
synced
2026-01-26 20:23:59 +00:00
Code
Issues
Releases
Wiki
Activity
Files
7cfae2c52fb8e210a68032a109646785e4353dcc
YosysHQ.yosys
/
frontends
History
Clifford Wolf
7cfae2c52f
Use mem2reg on memories that only have constant-index write ports
...
Signed-off-by: Clifford Wolf <
clifford@clifford.at
>
2019-03-01 13:35:09 -08:00
..
ast
Use mem2reg on memories that only have constant-index write ports
2019-03-01 13:35:09 -08:00
blif
Fix typographical and grammatical errors and inconsistencies.
2019-01-02 13:12:17 +00:00
ilang
Add "read_ilang -[no]overwrite"
2018-12-23 15:45:09 +01:00
json
Consistent use of 'override' for virtual methods in derived classes.
2018-07-20 23:51:06 -07:00
liberty
Fix typographical and grammatical errors and inconsistencies.
2019-01-02 13:12:17 +00:00
verific
Improve "read" error msg
2019-02-28 20:34:42 -08:00
verilog
Bugfix in Verilog string handling
2019-01-05 12:10:24 +01:00