YosysHQ.yosys/backends/edif at 7d2fb6e2fc8e2cdd9eebe40cd04256be8f590012 - YosysHQ.yosys - Berget Git Service

github.com/YosysHQ.yosys

mirror of synced 2026-02-13 11:44:03 +00:00

Files

History

Clifford Wolf 0ac72e759d Add generation of logic cells to EDIF back-end runtest.py

2017-03-19 14:57:40 +01:00

..

edif.cc

Fix EDIF: portRef member 0 is always the MSB bit

2017-03-19 14:53:28 +01:00

Makefile.inc

Added edif backend (still under construction)

2013-08-22 11:34:55 +02:00

runtest.py

Add generation of logic cells to EDIF back-end runtest.py

2017-03-19 14:57:40 +01:00