This website requires JavaScript.
Explore
Help
Register
Sign In
github.com
/
YosysHQ.yosys
Watch
1
Star
0
Fork
0
You've already forked YosysHQ.yosys
mirror of
synced
2026-04-24 19:40:49 +00:00
Code
Issues
Releases
Wiki
Activity
Files
7eb593829f62476598bb15c2fb903d50108e5274
YosysHQ.yosys
/
frontends
/
verilog
History
Clifford Wolf
7eb593829f
Fix lexing of integer literals,
fixes
#1364
...
Signed-off-by: Clifford Wolf <
clifford@clifford.at
>
2019-09-12 09:43:32 +02:00
..
.gitignore
Add "make coverage"
2018-08-27 14:22:21 +02:00
const2ast.cc
Fix lexing of integer literals,
fixes
#1364
2019-09-12 09:43:32 +02:00
Makefile.inc
Read bigger Verilog files.
2019-05-18 14:20:30 +03:00
preproc.cc
Support SystemVerilog `` extension for macros
2018-05-17 00:09:56 -04:00
verilog_frontend.cc
Add "read_verilog -pwires" feature,
closes
#1106
2019-06-19 14:38:50 +02:00
verilog_frontend.h
Add specify parser
2019-04-23 21:36:59 +02:00
verilog_lexer.l
Fix lexing of integer literals,
fixes
#1364
2019-09-12 09:43:32 +02:00
verilog_parser.y
substr() -> compare()
2019-08-07 12:20:08 -07:00