This website requires JavaScript.
Explore
Help
Register
Sign In
github.com
/
YosysHQ.yosys
Watch
1
Star
0
Fork
0
You've already forked YosysHQ.yosys
mirror of
synced
2026-02-03 15:32:58 +00:00
Code
Issues
Releases
Wiki
Activity
Files
7f3dc86ecd00a9ed5f5b7f09e02a6fe584259f79
YosysHQ.yosys
/
passes
/
abc
History
Clifford Wolf
4c4b602156
Refactoring: Renamed RTLIL::Module::cells to cells_
2014-07-27 01:51:45 +02:00
..
abc.cc
Refactoring: Renamed RTLIL::Module::cells to cells_
2014-07-27 01:51:45 +02:00
blifparse.cc
Refactoring: Renamed RTLIL::Module::wires to wires_
2014-07-27 01:49:51 +02:00
blifparse.h
Added abc -dff and -clk support
2013-12-31 21:25:09 +01:00
Makefile.inc
Always use BLIF as ABC output format
2013-12-31 13:41:16 +01:00