1
0
mirror of synced 2026-05-26 06:45:03 +00:00
Files
YosysHQ.yosys/tests/arch
Krystine Sherwin 7f90fafd15 QLF_TDP36K: more basic tdp/sdp sim tests
Adds TDP submodule to generator.
Adds shorthand expected signal to testbench (mostly to make it easier when I look at the vcd dump to figure out what I did wrong in tests).
2023-12-01 17:00:15 +13:00
..
2023-06-09 14:41:45 +02:00
2022-05-18 17:32:56 +02:00
2023-06-09 14:41:45 +02:00
2023-06-09 14:41:45 +02:00
2023-06-09 14:41:45 +02:00
2023-06-09 14:41:45 +02:00
2021-04-20 12:46:21 +02:00