YosysHQ.yosys/techlibs/xilinx at 816fe6bbe0ad90f7a696dd208dae6db8139dfd00 - YosysHQ.yosys - Berget Git Service

github.com/YosysHQ.yosys

mirror of synced 2026-02-18 13:46:51 +00:00

Files

History

Clifford Wolf 816fe6bbe0 Added Xilinx example for Basys3 board

2015-02-01 17:09:34 +01:00

..

Added Xilinx example for Basys3 board

2015-02-01 17:09:34 +01:00

example_mojo_counter

Cleanups in xilinx examples

2013-10-27 09:58:53 +01:00

example_sim_counter

Fixed xilinx/example_sim_counter test bench

2013-11-24 17:55:46 +01:00

example_zed_counter

[EXAMPLES] Ported the mojo counter example to Zynq ZED board.

2013-10-27 21:48:39 +01:00

Various cleanups in xilinx techlib

2015-01-18 19:43:54 +01:00

arith_map.v

Various cleanups in xilinx techlib

2015-01-18 19:43:54 +01:00

brams_map.v

Added missing ports and parameters to xilinx brams

2015-02-01 15:42:59 +01:00

brams.txt

Various cleanups in xilinx techlib

2015-01-18 19:43:54 +01:00

cells_map.v

Various cleanups in xilinx techlib

2015-01-18 19:43:54 +01:00

cells_sim.v

Added Xilinx example for Basys3 board

2015-02-01 17:09:34 +01:00

Makefile.inc

Various cleanups in xilinx techlib

2015-01-18 19:43:54 +01:00

synth_xilinx.cc

Added Xilinx example for Basys3 board

2015-02-01 17:09:34 +01:00