TimRudy dcd9f0af23 Extend "delay" expressions to handle pair and triplet, i.e. rise, fall and turn-off (#2566)

2021-02-24 15:48:15 -05:00

..

aiger

switch argument order to work with macOS getopt

2020-09-23 12:48:26 +02:00

arch

machxo2: Switch to LUT4 sim model which propagates less undefined/don't care values.

2021-02-23 17:39:58 +01:00

asicworld

…

bram

…

errors

…

fsm

tests: fsm to use a randomly-generated seed

2020-04-24 14:31:33 -07:00

hana

…

liberty

dfflibmap: Refactor to use dfflegalize internally.

2020-07-09 18:51:03 +02:00

lut

…

memfile

Added 'set -e' into tests/memfile/run-test.sh

2020-02-06 10:45:40 -03:00

memories

tests: Parallelize

2020-09-21 15:07:02 +02:00

opt

opt_share: Fix X and CO signal width for shifted $alu in opt_share.

2021-01-14 14:54:08 +01:00

opt_share

tests: Parallelize

2020-09-21 15:07:02 +02:00

proc

…

realmath

…

rpc

rpc test: make frontend listen before launching yosys & introduce safeguard if yosys errors

2020-03-06 15:29:01 +01:00

sat

assertpmux: Fix crash on unused $pmux output.

2021-02-22 23:30:28 +01:00

select

Merge pull request #1949 from YosysHQ/eddie/select_blackbox

2020-04-22 15:35:05 -07:00

share

…

simple

Merge pull request #2573 from zachjs/repeat-call

2021-02-11 19:56:41 +00:00

simple_abc9

abc9: test to use box file instead of auto

2020-05-14 10:33:56 -07:00

smv

…

sva

…

svinterfaces

…

svtypes

Add typedef input/output test

2021-01-18 17:31:22 +01:00

techmap

Add tests for some common techmap files.

2021-02-24 01:07:34 +01:00

tools

Replace opt_rmdff with opt_dff.

2020-08-07 13:21:03 +02:00

unit

…

various

Merge pull request #2594 from zachjs/func-arg-width

2021-02-23 21:46:16 +00:00

verilog

Extend "delay" expressions to handle pair and triplet, i.e. rise, fall and turn-off (#2566)

2021-02-24 15:48:15 -05:00

vloghtb

…

gen-tests-makefile.sh

tests: Parallelize

2020-09-21 15:07:02 +02:00