3 lines
68 B
Plaintext
3 lines
68 B
Plaintext
read_verilog example.v
|
|
synth_xilinx -edif example.edif -top example
|
read_verilog example.v
|
|
synth_xilinx -edif example.edif -top example
|