github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-12 19:27:12 +00:00
Code Issues Releases Wiki Activity
Files
8a3329871ba7bab98982a101327b8375cd73344d
YosysHQ.yosys/backends/intersynth
History
Clifford Wolf f4abc21d8a Add "whitebox" attribute, add "read_verilog -wb" 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
2019-04-18 17:45:47 +02:00
..
intersynth.cc
…
Makefile.inc
…