github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-05-01 14:07:24 +00:00
Code Issues Releases Wiki Activity
Files
8af7ced5cd452bd0ef1e6bc17206e9360a893e49
YosysHQ.yosys/backends/verilog
History
Clifford Wolf 8af7ced5cd Merge pull request #1163 from whitequark/more-case-attrs 
More support for case rule attributes
2019-07-09 18:48:47 +01:00
..
Makefile.inc
initial import
2013-01-05 11:13:26 +01:00
verilog_backend.cc
Merge pull request #1163 from whitequark/more-case-attrs
2019-07-09 18:48:47 +01:00