This website requires JavaScript.
Explore
Help
Register
Sign In
github.com
/
YosysHQ.yosys
Watch
1
Star
0
Fork
0
You've already forked YosysHQ.yosys
mirror of
synced
2026-02-02 07:01:06 +00:00
Code
Issues
Releases
Wiki
Activity
Files
8b64dc1dcec8b13baf46679a21e14ace1241f894
YosysHQ.yosys
/
backends
History
Miodrag Milanović
2f44683f4f
Merge pull request
#3226
from YosysHQ/micko/btor2witness
...
Sim support for btor2 witness files
2022-03-11 15:29:34 +01:00
..
aiger
…
blif
…
btor
Fix handling of some formal cells in btor back-end
2022-03-11 14:21:12 +01:00
cxxrtl
Add $bmux and $demux cells.
2022-01-28 23:34:41 +01:00
edif
…
firrtl
Add $bmux and $demux cells.
2022-01-28 23:34:41 +01:00
intersynth
…
json
Merge pull request
#3210
from rqou/json-signed
2022-03-07 09:41:25 +01:00
protobuf
…
rtlil
rtlil: Dump empty connections when whole module is selected.
2021-12-12 01:22:06 +01:00
simplec
…
smt2
Merge pull request
#3186
from nakengelhardt/smtbmc_sby_print_id
2022-03-04 16:39:12 +01:00
smv
Add $bmux and $demux cells.
2022-01-28 23:34:41 +01:00
spice
…
table
…
verilog
verilog backend: Emit a
wire
for ports as well.
2022-01-31 01:08:41 +01:00
