github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-01-21 18:25:32 +00:00
Code Issues Releases Wiki Activity
YosysHQ.yosys/backends
History
Eddie Hung 6f4f795953 aiger/xaiger: use odd for negedge clk, even for posedge 
Since abc9 doesn't like negative mergeability values
2020-05-14 10:33:56 -07:00
..
aiger
aiger/xaiger: use odd for negedge clk, even for posedge
2020-05-14 10:33:56 -07:00
blif
kernel: big fat patch to use more ID::*, otherwise ID(*)
2020-04-02 09:51:32 -07:00
btor
kernel: big fat patch to use more ID::*, otherwise ID(*)
2020-04-02 09:51:32 -07:00
cxxrtl
Reorder cases to avoid fall-through warning
2020-05-07 13:39:34 +02:00
edif
Improve net priorities in EDIF back-end
2020-04-21 12:35:25 +02:00
firrtl
Add YS_FALLTHROUGH macro to mark case fall-through
2020-05-07 13:39:34 +02:00
ilang
ilang, ast: Store parameter order and default value information.
2020-04-21 19:09:00 +02:00
intersynth
Clean up pseudo-private member usage in backends/intersynth/intersynth.cc.
2020-04-01 06:32:09 +00:00
json
write_json: dump default parameter values
2020-04-21 19:09:00 +02:00
protobuf
Add aiger and protobuf backends binary support
2019-09-28 09:51:48 +02:00
simplec
kernel: big fat patch to use more ID::*, otherwise ID(*)
2020-04-02 09:51:32 -07:00
smt2
Merge pull request #1830 from boqwxp/qbfsat
2020-04-15 17:33:50 +02:00
smv
kernel: big fat patch to use more ID::*, otherwise ID(*)
2020-04-02 09:51:32 -07:00
spice
kernel: use more ID::*
2020-04-02 07:14:08 -07:00
table
Add "whitebox" attribute, add "read_verilog -wb"
2019-04-18 17:45:47 +02:00
verilog
write_verilog: fix precondition check.
2020-04-14 12:12:50 +00:00