1
0
mirror of synced 2026-04-25 03:46:21 +00:00
Files
YosysHQ.yosys/techlibs/ecp5/dram.txt
David Shah 241429abac ecp5: Add DRAM match rule
Signed-off-by: David Shah <davey1576@gmail.com>
2018-07-13 16:25:52 +02:00

17 lines
199 B
Plaintext

bram $__TRELLIS_DPR16X4
init 1
abits 4
dbits 4
groups 2
ports 1 1
wrmode 0 1
enable 0 1
transp 0 0
clocks 0 1
clkpol 0 2
endbram
match $__TRELLIS_DPR16X4
make_outreg
endmatch