1
0
mirror of synced 2026-05-02 22:34:25 +00:00
Files
YosysHQ.yosys/backends/firrtl
Jim Lawson 93d19dc2fb Add support for module instances.
Don't pad logical operands to one bit.
Use operand width and signedness in $reduce_bool.
Shift amounts are unsigned and shouldn't be padded.
Group "is invalid" with the wire declaration, not its use (otherwise it is incorrectly wired to 0).
2018-08-23 14:35:11 -07:00
..
2016-11-18 00:32:35 +01:00
2018-08-23 14:35:11 -07:00
2017-02-13 11:17:53 -08:00
2017-02-13 11:17:53 -08:00