github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-01-21 18:25:32 +00:00
Code Issues Releases Wiki Activity
YosysHQ.yosys/techlibs/ecp5
History
Eddie Hung 956ecd48f7 kernel: big fat patch to use more ID::*, otherwise ID(*)
2020-04-02 09:51:32 -07:00
..
tests
ecp5: Add simulation equivalence check for Diamond FF implementations
2019-08-30 13:27:36 +01:00
.gitignore
ecp5: Add support for mapping 36-bit wide PDP BRAMs
2019-10-01 13:46:36 +01:00
abc9_map.v
Cleanup ecp5 boxes
2019-12-31 18:29:29 -08:00
abc9_model.v
ecp5: deprecate abc9_{arrival,required} and *.{lut,box}
2020-02-27 10:17:29 -08:00
abc9_unmap.v
Cleanup ecp5 boxes
2019-12-31 18:29:29 -08:00
arith_map.v
ecp5: Improve mapping of $alu when BI is used
2019-06-21 09:45:11 +01:00
brams_connect.py
ecp5: Add support for mapping 36-bit wide PDP BRAMs
2019-10-01 13:46:36 +01:00
brams_init.py
ecp5: First BRAM type maps successfully
2018-10-10 16:35:19 +01:00
brams_map.v
remove unused parameters
2020-03-06 16:45:36 +01:00
brams.txt
Harmonize BRAM/LUTRAM descriptions across all of Yosys.
2020-01-01 12:30:00 +00:00
cells_bb.v
ecp5: Add ECLKBRIDGECS blackbox
2019-10-11 14:50:33 +01:00
cells_ff.vh
Fix bitwidth mismatch; suppresses iverilog warning
2019-12-11 13:02:07 -08:00
cells_io.vh
ecp5: deduplicate Diamond FD/IFS/OFS/IO primitives.
2019-08-30 10:05:09 +00:00
cells_map.v
xilinx/ice40/ecp5: undo permuting LUT masks in lut_map
2020-01-27 13:30:27 -08:00
cells_sim.v
ecp5: remove small LUT entries
2020-02-27 10:17:29 -08:00
dsp_map.v
ecp5: Bring up to date with mul2dsp changes
2019-08-08 15:14:09 +01:00
ecp5_ffinit.cc
kernel: big fat patch to use more ID::*, otherwise ID(*)
2020-04-02 09:51:32 -07:00
ecp5_gsr.cc
kernel: big fat patch to use more ID::*, otherwise ID(*)
2020-04-02 09:51:32 -07:00
latches_map.v
ecp5: Add latch inference
2018-10-19 15:16:40 +01:00
lutrams_map.v
synth_ecp5: rename dram to lutram everywhere.
2019-07-16 20:45:12 +00:00
lutrams.txt
Harmonize BRAM/LUTRAM descriptions across all of Yosys.
2020-01-01 12:30:00 +00:00
Makefile.inc
ecp5: deprecate abc9_{arrival,required} and *.{lut,box}
2020-02-27 10:17:29 -08:00
synth_ecp5.cc
synth_ecp5: use +/abc9_model.v
2020-02-27 10:17:29 -08:00