George Rennie d59380b3a0 tests: more complete testing of shift edgecases

2025-05-08 11:09:01 +02:00

..

aiger

…

alumacc

macc_v2: Add test

2025-01-27 13:19:26 +01:00

arch

Merge pull request #4992 from Anhijkt/fix-ice40dsp-unsigned

2025-04-26 11:15:02 +12:00

asicworld

…

bind

…

blif

…

bram

…

cxxrtl

Reinstate #4768

2025-04-08 11:58:05 +12:00

errors

…

fmt

…

fsm

…

functional

functional tests: run from make tests but not smtlib/rkt tests

2024-09-04 10:30:08 +01:00

hana

…

liberty

liberty: fix tests

2025-04-23 20:20:43 +00:00

lut

…

memfile

…

memlib

…

memories

rtlil: Adjust internal check for $mem_v2 cells

2024-11-08 15:18:43 +01:00

opt

tests: more complete testing of shift edgecases

2025-05-08 11:09:01 +02:00

opt_share

…

proc

Merge pull request #4714 from georgerennie/george/proc_dff_bug_multiple_sigs

2024-11-20 13:26:32 +01:00

realmath

…

rpc

Remove references to ilang

2024-11-05 12:36:31 +13:00

sat

share: Cleanup and additional testing

2025-04-15 12:34:46 +02:00

select

design.cc: Fix selections when copying

2025-04-08 16:35:12 +12:00

share

…

sim

test: restore verific handling, nicer naming

2024-12-13 10:24:47 +01:00

simple

…

simple_abc9

Reinstate #4768

2025-04-08 11:58:05 +12:00

smv

Remove references to ilang

2024-11-05 12:36:31 +13:00

sva

…

svinterfaces

…

svtypes

test: restore verific handling, nicer naming

2024-12-13 10:24:47 +01:00

techmap

Add check at constmap and merge test

2025-04-14 11:44:52 +01:00

tools

…

unit

rtlil: Add {from,to}_hdl_index methods to Wire

2025-02-18 17:08:45 +01:00

various

Merge pull request #5041 from jix/declockgate-v2

2025-04-28 13:31:11 +00:00

verific

Merge pull request #4814 from YosysHQ/emil/make-test-fasterer

2024-12-18 19:02:39 +01:00

verilog

tests: Add default param test file

2025-05-05 10:18:52 +12:00

vloghtb

…

xprop

…

gen-tests-makefile.sh

Update gen-tests-makefile.sh

2025-03-27 10:33:51 +13:00