github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-08 09:31:27 +00:00
Code Issues Releases Wiki Activity
Files
99a0958601def365caf980fc97ed77832ad7cbda
YosysHQ.yosys/tests/arch/common
History
Eddie Hung 99a0958601 Remove ununsed files
2020-04-20 11:53:48 -07:00
..
memory_attributes
Fixing compiler warning/issues. Moving test script to the correct place
2019-12-16 10:23:45 -06:00
add_sub.v
Unify verilog style
2019-10-18 12:50:24 +02:00
adffs.v
Unify verilog style
2019-10-18 12:50:24 +02:00
blockram.v
ice40: add support for both 1364.1 and LSE RAM/ROM attributes.
2020-02-06 14:58:20 +00:00
blockrom.v
ecp5: add support for both 1364.1 and LSE RAM/ROM attributes.
2020-02-06 16:52:51 +00:00
counter.v
fixed error
2019-10-18 13:15:36 +02:00
dffs.v
Unify verilog style
2019-10-18 12:50:24 +02:00
fsm.v
Unify verilog style
2019-10-18 12:50:24 +02:00
latches.v
Unify verilog style
2019-10-18 12:50:24 +02:00
logic.v
Unify verilog style
2019-10-18 12:50:24 +02:00
lutram.v
Rename memory tests to lutram, add more xilinx tests
2019-12-12 17:44:37 -08:00
mul.v
Unify verilog style
2019-10-18 12:50:24 +02:00
mux.v
Unify verilog style
2019-10-18 12:50:24 +02:00
shifter.v
Unify verilog style
2019-10-18 12:50:24 +02:00
tribuf.v
Unify verilog style
2019-10-18 12:50:24 +02:00